mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 12:51:23 +00:00
Code Activity

design: add test

Browse source
This commit is contained in:
Eddie Hung 2020-04-16 12:48:40 -07:00
parent dac5adde12
commit 9eace8f360
2 changed files with 22 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

18
tests/various/design.ys
View file

@ -1,9 +1,17 @@
read_verilog <<EOT read_verilog <<EOT
(* blackbox *)
module bb(input i, output o);
endmodule
(* whitebox *)
module wb(input i, output o);
assign o = ~i;
endmodule
module top(input i, output o); module top(input i, output o);
assign o = i; assign o = ~i;
endmodule endmodule
EOT EOT
design -stash foo
design -delete foo design -stash gate
logger -expect error "No saved design 'foo' found!" 1 design -import gate -as gate
design -delete foo

9
tests/various/design1.ys Normal file
View file

@ -0,0 +1,9 @@
read_verilog <<EOT
module top(input i, output o);
assign o = i;
endmodule
EOT
design -stash foo
design -delete foo
logger -expect error "No saved design 'foo' found!" 1
design -delete foo