mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

presentation progress

Browse source
This commit is contained in:
Clifford Wolf 2014-02-04 00:57:11 +01:00
parent 6c3d767976
commit 9e938aa32a
2 changed files with 55 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

52
manual/PRESENTATION_ExSyn.tex
View file

@ -267,7 +267,7 @@ memory -nomap; techmap -map my_memory_map.v; memory_map
\end{lstlisting} \end{lstlisting}
\end{frame} \end{frame}
\begin{frame}[t, fragile]{\subsecname{} -- Example 1/TBD} \begin{frame}[t, fragile]{\subsecname{} -- Example 1/2}
\vbox to 0cm{\includegraphics[width=\linewidth,trim=0cm 0cm 0cm -10cm]{PRESENTATION_ExSyn/memory_01.pdf}\vss} \vbox to 0cm{\includegraphics[width=\linewidth,trim=0cm 0cm 0cm -10cm]{PRESENTATION_ExSyn/memory_01.pdf}\vss}
\vskip-1cm \vskip-1cm
\begin{columns} \begin{columns}
@ -278,7 +278,7 @@ memory -nomap; techmap -map my_memory_map.v; memory_map
\end{columns} \end{columns}
\end{frame} \end{frame}
\begin{frame}[t, fragile]{\subsecname{} -- Example 2/TBD} \begin{frame}[t, fragile]{\subsecname{} -- Example 2/2}
\vbox to 0cm{\hfill\includegraphics[width=7.5cm,trim=0cm 0cm 0cm -6cm]{PRESENTATION_ExSyn/memory_02.pdf}\vss} \vbox to 0cm{\hfill\includegraphics[width=7.5cm,trim=0cm 0cm 0cm -6cm]{PRESENTATION_ExSyn/memory_02.pdf}\vss}
\vskip-1cm \vskip-1cm
\begin{columns} \begin{columns}
@ -293,8 +293,52 @@ memory -nomap; techmap -map my_memory_map.v; memory_map
\subsection{The ``fsm'' commands} \subsection{The ``fsm'' commands}
\begin{frame}{\subsecname} \begin{frame}[fragile]{\subsecname{}}
TBD The {\tt fsm} command identifies, extracts, optimizes (re-encodes), and
re-synthesizes finite state machines. It again is a macro that calls
a series of other commands:
\begin{lstlisting}[xleftmargin=0.5cm, basicstyle=\ttfamily\fontsize{8pt}{10pt}\selectfont]
fsm_detect # unless got option -nodetect
fsm_extract
fsm_opt
opt_clean
fsm_opt
fsm_expand # if got option -expand
opt_clean # if got option -expand
fsm_opt # if got option -expand
fsm_recode # unless got option -norecode
fsm_info
fsm_export # if got option -export
fsm_map # unless got option -nomap
\end{lstlisting}
\end{frame}
\begin{frame}{\subsecname{} -- details}
Some details on the most importand commands from the {\tt fsm\_*} group:
\bigskip
The {\tt fsm\_detect} command identifies FSM state registers and marks them
with the {\tt (* fsm\_encoding = "auto" *)} attribute, if they do not have the
{\tt fsm\_encoding} set already. Mark registers with {\tt (* fsm\_encoding =
"none" *)} to disable FSM optimization for a register.
\bigskip
The {\tt fsm\_extract} command replaces the entire FSM (logic and state
registers) with a {\tt \$fsm} cell.
\bigskip
The commands {\tt fsm\_opt} and {\tt fsm\_recode} can be used to optimize the
FSM.
\bigskip
Finally the {\tt fsm\_map} command can be used to convert the (optimized) {\tt
\$fsm} cell back to logic and registers.
\end{frame} \end{frame}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

14
manual/presentation.tex
View file

@ -92,15 +92,15 @@ synthesis. It supports most of Verilog-2005 and is well tested with
real-world designs from the ASIC and FPGA world. real-world designs from the ASIC and FPGA world.
\bigskip \bigskip
Learn how to use Yosys to create your own custom synthesis flows and discover Learn how to use Yosys to create your own custom synthesis flows and
why open source HDL synthesis is important for researchers, hobbyists, discover why open source HDL synthesis is important for researchers,
educators and engineers alike. hobbyists, educators and engineers alike.
\bigskip \bigskip
This presentation covers basic concepts of Yosys, creating simple synthesis This presentation covers basic concepts of Yosys, writing synthesis scripts
scripts, creating synthesis scripts for advanced applications, creating Yosys for a wide range of applications, creating Yosys scripts for various
scripts for non-synthesis applications (such as formal equivialence checking) non-synthesis applications (such as formal equivialence checking) and
and writing extensions to Yosys using the C++ API. writing extensions to Yosys using the C++ API.
\end{frame} \end{frame}
\section{Outline} \section{Outline}