mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-12 14:11:00 +00:00
Check flops one by one
This commit is contained in:
parent
d19f765a58
commit
9e8175fc75
4 changed files with 50 additions and 71 deletions
|
@ -1,9 +1,40 @@
|
|||
read_verilog adffs.v
|
||||
design -save read
|
||||
|
||||
proc
|
||||
flatten
|
||||
equiv_opt -multiclock -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
hierarchy -top adff
|
||||
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd top # Constrain all select calls below inside the top module
|
||||
select -assert-count 4 t:TRELLIS_FF
|
||||
select -assert-count 3 t:LUT4
|
||||
cd adff # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:TRELLIS_FF
|
||||
select -assert-none t:TRELLIS_FF %% t:* %D
|
||||
|
||||
design -load read
|
||||
proc
|
||||
hierarchy -top adffn
|
||||
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd adffn # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:TRELLIS_FF
|
||||
select -assert-count 1 t:LUT4
|
||||
select -assert-none t:TRELLIS_FF t:LUT4 %% t:* %D
|
||||
|
||||
design -load read
|
||||
proc
|
||||
hierarchy -top dffs
|
||||
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd dffs # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:TRELLIS_FF
|
||||
select -assert-count 1 t:LUT4
|
||||
select -assert-none t:TRELLIS_FF t:LUT4 %% t:* %D
|
||||
|
||||
design -load read
|
||||
proc
|
||||
hierarchy -top ndffnr
|
||||
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd ndffnr # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:TRELLIS_FF
|
||||
select -assert-count 1 t:LUT4
|
||||
select -assert-none t:TRELLIS_FF t:LUT4 %% t:* %D
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue