mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

Disabled broken $mem support in verilog backend

Browse source
This commit is contained in:
Clifford Wolf 2015-05-10 21:38:41 +02:00
parent e47218e9ea
commit 9e56739634
1 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/verilog/verilog_backend.cc
View file

@ -790,7 +790,7 @@ bool dump_cell_expr(std::ostream &f, std::string indent, RTLIL::Cell *cell)
return true; return true;
} }
if (cell->type == "$mem") if (cell->type == "$mem" && false) // FIXME!
{ {
RTLIL::IdString memid = cell->parameters["\\MEMID"].decode_string(); RTLIL::IdString memid = cell->parameters["\\MEMID"].decode_string();
std::string mem_id = id(cell->parameters["\\MEMID"].decode_string()); std::string mem_id = id(cell->parameters["\\MEMID"].decode_string());