mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 05:43:40 +00:00
Code Activity

opt_lut: new pass, to combine LUTs for tighter packing.

Browse source
This commit is contained in:
whitequark 2018-12-05 00:23:22 +00:00
parent 1719aa88ac
commit 9e072ec21f
8 changed files with 320 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

15
tests/opt/opt_lut.ys Normal file
View file

@ -0,0 +1,15 @@
read_verilog opt_lut.v
synth_ice40
ice40_unlut
design -save preopt
opt_lut
design -stash postopt
design -copy-from preopt -as preopt top
design -copy-from postopt -as postopt top
equiv_make preopt postopt equiv
techmap -map ice40_carry.v
prep -flatten -top equiv
equiv_induct
equiv_status -assert