mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-08 20:21:25 +00:00
efinix: Use memory_libmap
pass.
This commit is contained in:
parent
f4d1426229
commit
9d11575856
4 changed files with 164 additions and 102 deletions
|
@ -1,32 +1,19 @@
|
|||
bram $__EFINIX_5K
|
||||
init 1
|
||||
|
||||
abits 8 @a8d16
|
||||
dbits 16 @a8d16
|
||||
abits 9 @a9d8
|
||||
dbits 8 @a9d8
|
||||
abits 10 @a10d4
|
||||
dbits 4 @a10d4
|
||||
abits 11 @a11d2
|
||||
dbits 2 @a11d2
|
||||
abits 12 @a12d1
|
||||
dbits 1 @a12d1
|
||||
abits 8 @a8d20
|
||||
dbits 20 @a8d20
|
||||
abits 9 @a9d10
|
||||
dbits 10 @a9d10
|
||||
|
||||
groups 2
|
||||
ports 1 1
|
||||
wrmode 1 0
|
||||
enable 1 1
|
||||
transp 0 2
|
||||
clocks 2 3
|
||||
clkpol 2 3
|
||||
endbram
|
||||
|
||||
match $__EFINIX_5K
|
||||
min bits 256
|
||||
min efficiency 5
|
||||
shuffle_enable B
|
||||
endmatch
|
||||
ram block $__EFINIX_5K_ {
|
||||
abits 12;
|
||||
widths 1 2 5 10 20 per_port;
|
||||
cost 32;
|
||||
init no_undef;
|
||||
port sr "R" {
|
||||
clock anyedge;
|
||||
rden;
|
||||
}
|
||||
port sw "W" {
|
||||
clock anyedge;
|
||||
option "WRITE_MODE" "READ_FIRST" {
|
||||
wrtrans "R" old;
|
||||
}
|
||||
option "WRITE_MODE" "WRITE_FIRST" {
|
||||
wrtrans "R" new;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue