mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-06 03:10:26 +00:00
add dsp inference
This commit is contained in:
N. Engelhardt
Martin Povišer
parent
7c0dbc8822
commit
9ce53ea3e2
12 changed files with 7189 additions and 7 deletions
265
techlibs/quicklogic/qlf_k6n10f/dsp_final_map.v
Normal file
265
techlibs/quicklogic/qlf_k6n10f/dsp_final_map.v
Normal file
|
|
@ -0,0 +1,265 @@
|
|||
// Copyright 2020-2022 F4PGA Authors
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License");
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
//
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
//
|
||||
// SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
module dsp_t1_20x18x64_cfg_ports (
|
||||
input [19:0] a_i,
|
||||
input [17:0] b_i,
|
||||
input [ 5:0] acc_fir_i,
|
||||
output [37:0] z_o,
|
||||
output [17:0] dly_b_o,
|
||||
|
||||
input clock_i,
|
||||
input reset_i,
|
||||
|
||||
input [2:0] feedback_i,
|
||||
input load_acc_i,
|
||||
input unsigned_a_i,
|
||||
input unsigned_b_i,
|
||||
|
||||
input [2:0] output_select_i,
|
||||
input saturate_enable_i,
|
||||
input [5:0] shift_right_i,
|
||||
input round_i,
|
||||
input subtract_i,
|
||||
input register_inputs_i
|
||||
);
|
||||
|
||||
parameter [19:0] COEFF_0 = 20'd0;
|
||||
parameter [19:0] COEFF_1 = 20'd0;
|
||||
parameter [19:0] COEFF_2 = 20'd0;
|
||||
parameter [19:0] COEFF_3 = 20'd0;
|
||||
|
||||
QL_DSP2 # (
|
||||
.MODE_BITS ({COEFF_3, COEFF_2, COEFF_1, COEFF_0})
|
||||
) _TECHMAP_REPLACE_ (
|
||||
.a (a_i),
|
||||
.b (b_i),
|
||||
.acc_fir (acc_fir_i),
|
||||
.z (z_o),
|
||||
.dly_b (dly_b_o),
|
||||
|
||||
.clk (clock_i),
|
||||
.reset (reset_i),
|
||||
|
||||
.feedback (feedback_i),
|
||||
.load_acc (load_acc_i),
|
||||
.unsigned_a (unsigned_a_i),
|
||||
.unsigned_b (unsigned_b_i),
|
||||
|
||||
.f_mode (1'b0), // No fracturation
|
||||
.output_select (output_select_i),
|
||||
.saturate_enable (saturate_enable_i),
|
||||
.shift_right (shift_right_i),
|
||||
.round (round_i),
|
||||
.subtract (subtract_i),
|
||||
.register_inputs (register_inputs_i)
|
||||
);
|
||||
|
||||
endmodule
|
||||
|
||||
module dsp_t1_10x9x32_cfg_ports (
|
||||
input [ 9:0] a_i,
|
||||
input [ 8:0] b_i,
|
||||
input [ 5:0] acc_fir_i,
|
||||
output [18:0] z_o,
|
||||
output [ 8:0] dly_b_o,
|
||||
|
||||
(* clkbuf_sink *)
|
||||
input clock_i,
|
||||
input reset_i,
|
||||
|
||||
input [2:0] feedback_i,
|
||||
input load_acc_i,
|
||||
input unsigned_a_i,
|
||||
input unsigned_b_i,
|
||||
|
||||
input [2:0] output_select_i,
|
||||
input saturate_enable_i,
|
||||
input [5:0] shift_right_i,
|
||||
input round_i,
|
||||
input subtract_i,
|
||||
input register_inputs_i
|
||||
);
|
||||
|
||||
parameter [9:0] COEFF_0 = 10'd0;
|
||||
parameter [9:0] COEFF_1 = 10'd0;
|
||||
parameter [9:0] COEFF_2 = 10'd0;
|
||||
parameter [9:0] COEFF_3 = 10'd0;
|
||||
|
||||
wire [37:0] z;
|
||||
wire [17:0] dly_b;
|
||||
|
||||
QL_DSP2 # (
|
||||
.MODE_BITS ({10'd0, COEFF_3,
|
||||
10'd0, COEFF_2,
|
||||
10'd0, COEFF_1,
|
||||
10'd0, COEFF_0})
|
||||
) _TECHMAP_REPLACE_ (
|
||||
.a ({10'd0, a_i}),
|
||||
.b ({ 9'd0, b_i}),
|
||||
.acc_fir (acc_fir_i),
|
||||
.z (z),
|
||||
.dly_b (dly_b),
|
||||
|
||||
.clk (clock_i),
|
||||
.reset (reset_i),
|
||||
|
||||
.feedback (feedback_i),
|
||||
.load_acc (load_acc_i),
|
||||
.unsigned_a (unsigned_a_i),
|
||||
.unsigned_b (unsigned_b_i),
|
||||
|
||||
.f_mode (1'b1), // Enable fractuation, Use the lower half
|
||||
.output_select (output_select_i),
|
||||
.saturate_enable (saturate_enable_i),
|
||||
.shift_right (shift_right_i),
|
||||
.round (round_i),
|
||||
.subtract (subtract_i),
|
||||
.register_inputs (register_inputs_i)
|
||||
);
|
||||
|
||||
assign z_o = z[18:0];
|
||||
assign dly_b_o = dly_b_o[8:0];
|
||||
|
||||
endmodule
|
||||
|
||||
module dsp_t1_20x18x64_cfg_params (
|
||||
input [19:0] a_i,
|
||||
input [17:0] b_i,
|
||||
input [ 5:0] acc_fir_i,
|
||||
output [37:0] z_o,
|
||||
output [17:0] dly_b_o,
|
||||
|
||||
input clock_i,
|
||||
input reset_i,
|
||||
|
||||
input [2:0] feedback_i,
|
||||
input load_acc_i,
|
||||
input unsigned_a_i,
|
||||
input unsigned_b_i,
|
||||
input subtract_i
|
||||
);
|
||||
|
||||
parameter [19:0] COEFF_0 = 20'd0;
|
||||
parameter [19:0] COEFF_1 = 20'd0;
|
||||
parameter [19:0] COEFF_2 = 20'd0;
|
||||
parameter [19:0] COEFF_3 = 20'd0;
|
||||
|
||||
parameter [2:0] OUTPUT_SELECT = 3'd0;
|
||||
parameter [0:0] SATURATE_ENABLE = 1'd0;
|
||||
parameter [5:0] SHIFT_RIGHT = 6'd0;
|
||||
parameter [0:0] ROUND = 1'd0;
|
||||
parameter [0:0] REGISTER_INPUTS = 1'd0;
|
||||
|
||||
QL_DSP3 # (
|
||||
.MODE_BITS ({
|
||||
REGISTER_INPUTS,
|
||||
ROUND,
|
||||
SHIFT_RIGHT,
|
||||
SATURATE_ENABLE,
|
||||
OUTPUT_SELECT,
|
||||
1'b0, // Not fractured
|
||||
COEFF_3,
|
||||
COEFF_2,
|
||||
COEFF_1,
|
||||
COEFF_0
|
||||
})
|
||||
) _TECHMAP_REPLACE_ (
|
||||
.a (a_i),
|
||||
.b (b_i),
|
||||
.acc_fir (acc_fir_i),
|
||||
.z (z_o),
|
||||
.dly_b (dly_b_o),
|
||||
|
||||
.clk (clock_i),
|
||||
.reset (reset_i),
|
||||
|
||||
.feedback (feedback_i),
|
||||
.load_acc (load_acc_i),
|
||||
.unsigned_a (unsigned_a_i),
|
||||
.unsigned_b (unsigned_b_i),
|
||||
.subtract (subtract_i)
|
||||
);
|
||||
|
||||
endmodule
|
||||
|
||||
module dsp_t1_10x9x32_cfg_params (
|
||||
input [ 9:0] a_i,
|
||||
input [ 8:0] b_i,
|
||||
input [ 5:0] acc_fir_i,
|
||||
output [18:0] z_o,
|
||||
output [ 8:0] dly_b_o,
|
||||
|
||||
(* clkbuf_sink *)
|
||||
input clock_i,
|
||||
input reset_i,
|
||||
|
||||
input [2:0] feedback_i,
|
||||
input load_acc_i,
|
||||
input unsigned_a_i,
|
||||
input unsigned_b_i,
|
||||
input subtract_i
|
||||
);
|
||||
|
||||
parameter [9:0] COEFF_0 = 10'd0;
|
||||
parameter [9:0] COEFF_1 = 10'd0;
|
||||
parameter [9:0] COEFF_2 = 10'd0;
|
||||
parameter [9:0] COEFF_3 = 10'd0;
|
||||
|
||||
parameter [2:0] OUTPUT_SELECT = 3'd0;
|
||||
parameter [0:0] SATURATE_ENABLE = 1'd0;
|
||||
parameter [5:0] SHIFT_RIGHT = 6'd0;
|
||||
parameter [0:0] ROUND = 1'd0;
|
||||
parameter [0:0] REGISTER_INPUTS = 1'd0;
|
||||
|
||||
wire [37:0] z;
|
||||
wire [17:0] dly_b;
|
||||
|
||||
QL_DSP3 # (
|
||||
.MODE_BITS ({
|
||||
REGISTER_INPUTS,
|
||||
ROUND,
|
||||
SHIFT_RIGHT,
|
||||
SATURATE_ENABLE,
|
||||
OUTPUT_SELECT,
|
||||
1'b1, // Fractured
|
||||
10'd0, COEFF_3,
|
||||
10'd0, COEFF_2,
|
||||
10'd0, COEFF_1,
|
||||
10'd0, COEFF_0
|
||||
})
|
||||
) _TECHMAP_REPLACE_ (
|
||||
.a ({10'd0, a_i}),
|
||||
.b ({ 9'd0, b_i}),
|
||||
.acc_fir (acc_fir_i),
|
||||
.z (z),
|
||||
.dly_b (dly_b),
|
||||
|
||||
.clk (clock_i),
|
||||
.reset (reset_i),
|
||||
|
||||
.feedback (feedback_i),
|
||||
.load_acc (load_acc_i),
|
||||
.unsigned_a (unsigned_a_i),
|
||||
.unsigned_b (unsigned_b_i),
|
||||
.subtract (subtract_i)
|
||||
);
|
||||
|
||||
assign z_o = z[18:0];
|
||||
assign dly_b_o = dly_b_o[8:0];
|
||||
|
||||
endmodule
|
||||
|
||||
147
techlibs/quicklogic/qlf_k6n10f/dsp_map.v
Normal file
147
techlibs/quicklogic/qlf_k6n10f/dsp_map.v
Normal file
|
|
@ -0,0 +1,147 @@
|
|||
// Copyright 2020-2022 F4PGA Authors
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License");
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
//
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
//
|
||||
// SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
module \$__QL_MUL20X18 (input [19:0] A, input [17:0] B, output [37:0] Y);
|
||||
parameter A_SIGNED = 0;
|
||||
parameter B_SIGNED = 0;
|
||||
parameter A_WIDTH = 0;
|
||||
parameter B_WIDTH = 0;
|
||||
parameter Y_WIDTH = 0;
|
||||
|
||||
wire [19:0] a;
|
||||
wire [17:0] b;
|
||||
wire [37:0] z;
|
||||
|
||||
assign a = (A_WIDTH == 20) ? A :
|
||||
(A_SIGNED) ? {{(20 - A_WIDTH){A[A_WIDTH-1]}}, A} :
|
||||
{{(20 - A_WIDTH){1'b0}}, A};
|
||||
|
||||
assign b = (B_WIDTH == 18) ? B :
|
||||
(B_SIGNED) ? {{(18 - B_WIDTH){B[B_WIDTH-1]}}, B} :
|
||||
{{(18 - B_WIDTH){1'b0}}, B};
|
||||
|
||||
generate if (`USE_DSP_CFG_PARAMS == 0) begin
|
||||
(* is_inferred=1 *)
|
||||
dsp_t1_20x18x64_cfg_ports _TECHMAP_REPLACE_ (
|
||||
.a_i (a),
|
||||
.b_i (b),
|
||||
.acc_fir_i (6'd0),
|
||||
.z_o (z),
|
||||
|
||||
.feedback_i (3'd0),
|
||||
.load_acc_i (1'b0),
|
||||
.unsigned_a_i (!A_SIGNED),
|
||||
.unsigned_b_i (!B_SIGNED),
|
||||
|
||||
.output_select_i (3'd0),
|
||||
.saturate_enable_i (1'b0),
|
||||
.shift_right_i (6'd0),
|
||||
.round_i (1'b0),
|
||||
.subtract_i (1'b0),
|
||||
.register_inputs_i (1'b0)
|
||||
);
|
||||
end else begin
|
||||
(* is_inferred=1 *)
|
||||
dsp_t1_20x18x64_cfg_params #(
|
||||
.OUTPUT_SELECT (3'd0),
|
||||
.SATURATE_ENABLE (1'b0),
|
||||
.SHIFT_RIGHT (6'd0),
|
||||
.ROUND (1'b0),
|
||||
.REGISTER_INPUTS (1'b0)
|
||||
) TECHMAP_REPLACE_ (
|
||||
.a_i (a),
|
||||
.b_i (b),
|
||||
.acc_fir_i (6'd0),
|
||||
.z_o (z),
|
||||
|
||||
.feedback_i (3'd0),
|
||||
.load_acc_i (1'b0),
|
||||
.unsigned_a_i (!A_SIGNED),
|
||||
.unsigned_b_i (!B_SIGNED),
|
||||
|
||||
.subtract_i (1'b0)
|
||||
);
|
||||
end endgenerate
|
||||
|
||||
assign Y = z;
|
||||
|
||||
endmodule
|
||||
|
||||
module \$__QL_MUL10X9 (input [9:0] A, input [8:0] B, output [18:0] Y);
|
||||
parameter A_SIGNED = 0;
|
||||
parameter B_SIGNED = 0;
|
||||
parameter A_WIDTH = 0;
|
||||
parameter B_WIDTH = 0;
|
||||
parameter Y_WIDTH = 0;
|
||||
|
||||
wire [ 9:0] a;
|
||||
wire [ 8:0] b;
|
||||
wire [18:0] z;
|
||||
|
||||
assign a = (A_WIDTH == 10) ? A :
|
||||
(A_SIGNED) ? {{(10 - A_WIDTH){A[A_WIDTH-1]}}, A} :
|
||||
{{(10 - A_WIDTH){1'b0}}, A};
|
||||
|
||||
assign b = (B_WIDTH == 9) ? B :
|
||||
(B_SIGNED) ? {{( 9 - B_WIDTH){B[B_WIDTH-1]}}, B} :
|
||||
{{( 9 - B_WIDTH){1'b0}}, B};
|
||||
|
||||
generate if (`USE_DSP_CFG_PARAMS == 0) begin
|
||||
(* is_inferred=1 *)
|
||||
dsp_t1_10x9x32_cfg_ports _TECHMAP_REPLACE_ (
|
||||
.a_i (a),
|
||||
.b_i (b),
|
||||
.acc_fir_i (6'd0),
|
||||
.z_o (z),
|
||||
|
||||
.feedback_i (3'd0),
|
||||
.load_acc_i (1'b0),
|
||||
.unsigned_a_i (!A_SIGNED),
|
||||
.unsigned_b_i (!B_SIGNED),
|
||||
|
||||
.output_select_i (3'd0),
|
||||
.saturate_enable_i (1'b0),
|
||||
.shift_right_i (6'd0),
|
||||
.round_i (1'b0),
|
||||
.subtract_i (1'b0),
|
||||
.register_inputs_i (1'b0)
|
||||
);
|
||||
end else begin
|
||||
(* is_inferred=1 *)
|
||||
dsp_t1_10x9x32_cfg_params #(
|
||||
.OUTPUT_SELECT (3'd0),
|
||||
.SATURATE_ENABLE (1'b0),
|
||||
.SHIFT_RIGHT (6'd0),
|
||||
.ROUND (1'b0),
|
||||
.REGISTER_INPUTS (1'b0)
|
||||
) TECHMAP_REPLACE_ (
|
||||
.a_i (a),
|
||||
.b_i (b),
|
||||
.acc_fir_i (6'd0),
|
||||
.z_o (z),
|
||||
|
||||
.feedback_i (3'd0),
|
||||
.load_acc_i (1'b0),
|
||||
.unsigned_a_i (!A_SIGNED),
|
||||
.unsigned_b_i (!B_SIGNED),
|
||||
|
||||
.subtract_i (1'b0)
|
||||
);
|
||||
end endgenerate
|
||||
|
||||
assign Y = z;
|
||||
|
||||
endmodule
|
||||
5753
techlibs/quicklogic/qlf_k6n10f/dsp_sim.v
Normal file
5753
techlibs/quicklogic/qlf_k6n10f/dsp_sim.v
Normal file
File diff suppressed because it is too large
Load diff
Loading…
Add table
Add a link
Reference in a new issue