mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

machxo2: Add test/arch/machxo2 directory (test does not pass).

Browse source
This commit is contained in:
William D. Jones 2020-11-17 13:01:57 -05:00 • committed by Marcelina Kościelnicka
parent b87f6a0906
commit 9cb0bae1b2
4 changed files with 15 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
Makefile
View file

@ -810,6 +810,7 @@ test: $(TARGETS) $(EXTRA_TARGETS)
+cd tests/arch/ice40 && bash run-test.sh $(SEEDOPT) +cd tests/arch/ice40 && bash run-test.sh $(SEEDOPT)
+cd tests/arch/xilinx && bash run-test.sh $(SEEDOPT) +cd tests/arch/xilinx && bash run-test.sh $(SEEDOPT)
+cd tests/arch/ecp5 && bash run-test.sh $(SEEDOPT) +cd tests/arch/ecp5 && bash run-test.sh $(SEEDOPT)
+cd tests/arch/machxo2 && bash run-test.sh $(SEEDOPT)
+cd tests/arch/efinix && bash run-test.sh $(SEEDOPT) +cd tests/arch/efinix && bash run-test.sh $(SEEDOPT)
+cd tests/arch/anlogic && bash run-test.sh $(SEEDOPT) +cd tests/arch/anlogic && bash run-test.sh $(SEEDOPT)
+cd tests/arch/gowin && bash run-test.sh $(SEEDOPT) +cd tests/arch/gowin && bash run-test.sh $(SEEDOPT)

2
tests/arch/machxo2/.gitignore vendored Normal file
View file

@ -0,0 +1,2 @@
*.log
/run-test.mk

8
tests/arch/machxo2/logic.ys Normal file
View file

@ -0,0 +1,8 @@
read_verilog ../common/logic.v
hierarchy -top top
proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 9 t:LUT4
select -assert-none t:LUT4 %% t:* %D

4
tests/arch/machxo2/run-test.sh Normal file
View file

@ -0,0 +1,4 @@
#!/usr/bin/env bash
set -eu
source ../../gen-tests-makefile.sh
run_tests --yosys-scripts --bash --yosys-args "-w 'Yosys has only limited support for tri-state logic at the moment.'"