mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

write_verilog: fix precondition check.

Browse source
This commit is contained in:
whitequark 2020-04-14 12:12:50 +00:00
parent 102fb5424f
commit 9c64d37a4c
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
backends/verilog/verilog_backend.cc
View file

@ -1984,7 +1984,7 @@ struct VerilogBackend : public Backend {
extra_args(f, filename, args, argidx); extra_args(f, filename, args, argidx);
if (extmem) if (extmem)
{ {
if (filename.empty()) if (filename == "<stdout>")
log_cmd_error("Option -extmem must be used with a filename.\n"); log_cmd_error("Option -extmem must be used with a filename.\n");
extmem_prefix = filename.substr(0, filename.rfind('.')); extmem_prefix = filename.substr(0, filename.rfind('.'));
} }