mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 20:21:25 +00:00
Code Activity

Unify verilog style

Browse source
This commit is contained in:
Miodrag Milanovic 2019-10-18 12:50:24 +02:00
parent 12383f37b2
commit 9bd9db56c8
11 changed files with 153 additions and 187 deletions
Download patch file Download diff file Expand all files Collapse all files

12
tests/arch/common/mul.v
View file

@ -1,11 +1,9 @@
module top
(
input [5:0] x,
input [5:0] y,
output [11:0] A,
);
assign A = x * y;
input [5:0] x,
input [5:0] y,
output [11:0] A,
);
assign A = x * y;
endmodule