mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 21:01:23 +00:00
Code Activity

Improve Igloo2 example

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-01-17 13:35:52 +01:00
parent 841ca74c90
commit 9b277fc21e
8 changed files with 37 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

4
examples/igloo2/.gitignore vendored
View file

@ -1,3 +1,3 @@
/netlist.edn /netlist.edn
/netlist.v /netlist.vm
/work /proj

0
examples/igloo2/example.fp.pdc Normal file
View file

0
examples/igloo2/example.io.pdc Normal file
View file

0
examples/igloo2/example.sdc Normal file
View file

2
examples/igloo2/example.v
View file

@ -1,4 +1,4 @@
module top ( module example (
input clk, input clk,
output LED1, output LED1,
output LED2, output LED2,

4
examples/igloo2/example.ys
View file

@ -1,3 +1,3 @@
read_verilog example.v read_verilog example.v
synth_sf2 -top top -edif netlist.edn synth_sf2 -top example -edif netlist.edn
write_verilog netlist.v write_verilog netlist.vm

42
examples/igloo2/libero.tcl
View file

@ -1,24 +1,38 @@
# Run with "libero SCRIPT:libero.tcl" # Run with "libero SCRIPT:libero.tcl"
file delete -force proj
new_project \ new_project \
-name top \ -name example \
-location work \ -location proj \
-block_mode 1 \
-hdl "VERILOG" \
-family IGLOO2 \ -family IGLOO2 \
-die PA4MGL500 \ -die PA4MGL500 \
-package tq144 \ -package tq144 \
-speed -1 \ -speed -1
-hdl VERILOG
# import_files -edif "[pwd]/netlist.edn" import_files -hdl_source {netlist.vm}
import_files -sdc {example.sdc}
import_files -io_pdc {example.io.pdc}
import_files -fp_pdc {example.fp.pdc}
set_option -synth 0
import_files -hdl_source "[pwd]/netlist.v" organize_tool_files -tool PLACEROUTE \
set_root top -file {proj/constraint/example.sdc} \
-file {proj/constraint/io/example.io.pdc} \
-file {proj/constraint/fp/example.fp.pdc} \
-input_type constraint
save_project organize_tool_files -tool VERIFYTIMING \
-file {proj/constraint/example.sdc} \
-input_type constraint
puts "**> SYNTHESIZE" configure_tool -name PLACEROUTE \
run_tool -name {SYNTHESIZE} -params TDPR:true \
puts "<** SYNTHESIZE" -params PDPR:false \
-params EFFORT_LEVEL:false \
-params REPAIR_MIN_DELAY:false
puts "**> COMPILE" puts "**> COMPILE"
run_tool -name {COMPILE} run_tool -name {COMPILE}
@ -28,6 +42,12 @@ puts "**> PLACEROUTE"
run_tool -name {PLACEROUTE} run_tool -name {PLACEROUTE}
puts "<** PLACEROUTE" puts "<** PLACEROUTE"
puts "**> VERIFYTIMING"
run_tool -name {VERIFYTIMING}
puts "<** VERIFYTIMING"
save_project
# puts "**> export_bitstream" # puts "**> export_bitstream"
# export_bitstream_file -trusted_facility_file 1 -trusted_facility_file_components {FABRIC} # export_bitstream_file -trusted_facility_file 1 -trusted_facility_file_components {FABRIC}
# puts "<** export_bitstream" # puts "<** export_bitstream"

3
examples/igloo2/runme.sh
View file

@ -1,5 +1,4 @@
#!/bin/bash #!/bin/bash
set -ex set -ex
rm -rf work yosys -p 'synth_sf2 -top example -edif netlist.edn -vlog netlist.vm' example.v
yosys example.ys
LM_LICENSE_FILE=1702@`hostname` /opt/microsemi/Libero_SoC_v11.9/Libero/bin/libero SCRIPT:libero.tcl LM_LICENSE_FILE=1702@`hostname` /opt/microsemi/Libero_SoC_v11.9/Libero/bin/libero SCRIPT:libero.tcl