mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-25 19:36:21 +00:00
Migrate build system to CMake
See #5895 for details. This commit does not include CI or documentation changes.
This commit is contained in:
parent
9d0cdb8551
commit
9b087b4aa7
207 changed files with 5202 additions and 2294 deletions
68
techlibs/nanoxplore/CMakeLists.txt
Normal file
68
techlibs/nanoxplore/CMakeLists.txt
Normal file
|
|
@ -0,0 +1,68 @@
|
|||
yosys_pass(nx_carry
|
||||
nx_carry.cc
|
||||
)
|
||||
|
||||
yosys_pass(synth_nanoxplore
|
||||
synth_nanoxplore.cc
|
||||
REQUIRES
|
||||
abc
|
||||
alumacc
|
||||
autoname
|
||||
blackbox
|
||||
check
|
||||
clean
|
||||
deminout
|
||||
dfflegalize
|
||||
flatten
|
||||
fsm
|
||||
hierarchy
|
||||
iopadmap
|
||||
memory
|
||||
memory_libmap
|
||||
memory_map
|
||||
nx_carry
|
||||
opt
|
||||
opt_clean
|
||||
opt_expr
|
||||
opt_merge
|
||||
peepopt
|
||||
proc
|
||||
read_verilog
|
||||
setundef
|
||||
share
|
||||
stat
|
||||
techmap
|
||||
tribuf
|
||||
wreduce
|
||||
write_json
|
||||
DATA_DIR
|
||||
nanoxplore
|
||||
DATA_FILES
|
||||
# Techmap
|
||||
arith_map.v
|
||||
brams_init.vh
|
||||
brams_map.v
|
||||
brams.txt
|
||||
cells_bb.v
|
||||
cells_bb_l.v
|
||||
cells_bb_m.v
|
||||
cells_bb_u.v
|
||||
cells_map.v
|
||||
cells_sim.v
|
||||
cells_sim_l.v
|
||||
cells_sim_m.v
|
||||
cells_sim_u.v
|
||||
cells_wrap.v
|
||||
cells_wrap_l.v
|
||||
cells_wrap_m.v
|
||||
cells_wrap_u.v
|
||||
io_map.v
|
||||
latches_map.v
|
||||
rf_init.vh
|
||||
rf_rams_l.txt
|
||||
rf_rams_m.txt
|
||||
rf_rams_u.txt
|
||||
rf_rams_map_l.v
|
||||
rf_rams_map_m.v
|
||||
rf_rams_map_u.v
|
||||
)
|
||||
|
|
@ -1,31 +0,0 @@
|
|||
|
||||
OBJS += techlibs/nanoxplore/synth_nanoxplore.o
|
||||
OBJS += techlibs/nanoxplore/nx_carry.o
|
||||
|
||||
# Techmap
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/arith_map.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/brams_init.vh))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/brams_map.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/brams.txt))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_bb.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_bb_l.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_bb_m.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_bb_u.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_map.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_sim.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_sim_l.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_sim_m.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_sim_u.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_wrap.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_wrap_l.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_wrap_m.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_wrap_u.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/io_map.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/latches_map.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_init.vh))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_rams_l.txt))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_rams_m.txt))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_rams_u.txt))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_rams_map_l.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_rams_map_m.v))
|
||||
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/rf_rams_map_u.v))
|
||||
Loading…
Add table
Add a link
Reference in a new issue