mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 19:36:21 +00:00
Code Activity

Migrate build system to CMake

Browse source 
See #5895 for details.

This commit does not include CI or documentation changes.
This commit is contained in:
Catherine 2026-05-12 05:33:04 +00:00
parent 9d0cdb8551
commit 9b087b4aa7
207 changed files with 5202 additions and 2294 deletions
Download patch file Download diff file Expand all files Collapse all files

42
techlibs/greenpak4/CMakeLists.txt Normal file
View file

@ -0,0 +1,42 @@
yosys_pass(greenpak4_dffinv
greenpak4_dffinv.cc
)
yosys_pass(synth_greenpak4
synth_greenpak4.cc
REQUIRES
abc
attrmvcp
blackbox
check
clean
dffinit
dfflibmap
extract_counter
flatten
greenpak4_dffinv
hierarchy
iopadmap
memory_map
nlutmap
opt
proc
read_verilog
shregmap
stat
synth
techmap
tribuf
write_json
DATA_DIR
greenpak4
DATA_FILES
cells_blackbox.v
cells_latch.v
cells_map.v
cells_sim.v
cells_sim_ams.v
cells_sim_digital.v
cells_sim_wip.v
gp_dff.lib
)

12
techlibs/greenpak4/Makefile.inc
View file

@ -1,12 +0,0 @@
OBJS += techlibs/greenpak4/synth_greenpak4.o
OBJS += techlibs/greenpak4/greenpak4_dffinv.o
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_blackbox.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_latch.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_map.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim_ams.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim_digital.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/cells_sim_wip.v))
$(eval $(call add_share_file,share/greenpak4,techlibs/greenpak4/gp_dff.lib))