mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-25 19:36:21 +00:00
Migrate build system to CMake
See #5895 for details. This commit does not include CI or documentation changes.
This commit is contained in:
parent
9d0cdb8551
commit
9b087b4aa7
207 changed files with 5202 additions and 2294 deletions
28
techlibs/achronix/CMakeLists.txt
Normal file
28
techlibs/achronix/CMakeLists.txt
Normal file
|
|
@ -0,0 +1,28 @@
|
|||
yosys_pass(synth_achronix
|
||||
synth_achronix.cc
|
||||
REQUIRES
|
||||
abc
|
||||
blackbox
|
||||
check
|
||||
clean
|
||||
deminout
|
||||
dfflegalize
|
||||
flatten
|
||||
hierarchy
|
||||
iopadmap
|
||||
memory_map
|
||||
opt
|
||||
proc
|
||||
read_verilog
|
||||
setundef
|
||||
stat
|
||||
synth
|
||||
techmap
|
||||
tribuf
|
||||
write_verilog
|
||||
DATA_DIR
|
||||
achronix
|
||||
DATA_FILES
|
||||
speedster22i/cells_sim.v
|
||||
speedster22i/cells_map.v
|
||||
)
|
||||
|
|
@ -1,6 +0,0 @@
|
|||
|
||||
OBJS += techlibs/achronix/synth_achronix.o
|
||||
|
||||
$(eval $(call add_share_file,share/achronix/speedster22i/,techlibs/achronix/speedster22i/cells_sim.v))
|
||||
$(eval $(call add_share_file,share/achronix/speedster22i/,techlibs/achronix/speedster22i/cells_map.v))
|
||||
|
||||
Loading…
Add table
Add a link
Reference in a new issue