mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

abstract: -state allow partial abstraction, don't use buffer-normalized mode

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-02-07 13:38:50 +01:00
parent eb8982a937
commit 9af21e6ee0
2 changed files with 109 additions and 49 deletions
Download patch file Download diff file Expand all files Collapse all files

21
tests/various/abstract.ys
View file

@ -15,6 +15,27 @@ abstract -state -enablen magic
check -assert
# show -prefix after_base
design -reset
read_verilog <<EOT
module fff (CLK, DDD, QQQ, Q, magic);
input CLK;
input [2:0] DDD;
output reg [2:0] QQQ;
output reg Q;
input magic;
always @(posedge CLK)
QQQ <= DDD;
assign Q = QQQ[0];
endmodule
EOT
proc
# show -prefix before_wide
abstract -state -enablen magic w:Q
# show -prefix after_wide
check -assert
design -reset
read_verilog <<EOT
module half_clock_en (CLK, E, Q, magic);