mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-20 18:20:26 +00:00
Code Activity

Add $__XILINX_MUXF78 to preserve entire box

Browse source
This commit is contained in:
Eddie Hung 2019-06-21 15:47:42 -07:00
parent cf4ac332e1
commit 9abde12110
3 changed files with 28 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/xilinx/cells_sim.v
View file

@ -169,6 +169,14 @@ module MUXF8(output O, input I0, I1, S);
assign O = S ? I1 : I0;
endmodule
`ifdef _ABC
(* abc_box_id = 10, lib_whitebox *)
module \$__XILINX_MUXF78 (output O, input I0, I1, I2, I3, S0, S1);
assign O = S1 ? (S0 ? I3 : I2)
: (S0 ? I1 : I0);
endmodule
`endif
module XORCY(output O, input CI, LI);
assign O = CI ^ LI;
endmodule