mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-17 01:46:41 +00:00
Replace opt_rmdff with opt_dff.
This commit is contained in:
parent
c39ebe6ae0
commit
9a4f420b4b
18 changed files with 75 additions and 73 deletions
|
@ -15,6 +15,5 @@ proc
|
|||
equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd dffe # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:AL_MAP_LUT3
|
||||
select -assert-count 1 t:AL_MAP_SEQ
|
||||
select -assert-none t:AL_MAP_LUT3 t:AL_MAP_SEQ %% t:* %D
|
||||
select -assert-none t:AL_MAP_SEQ %% t:* %D
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue