mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Merge remote-tracking branch 'origin/master' into xaig
This commit is contained in:
		
						commit
						9a371cfba9
					
				
					 2 changed files with 19 additions and 0 deletions
				
			
		
							
								
								
									
										1
									
								
								Makefile
									
										
									
									
									
								
							
							
						
						
									
										1
									
								
								Makefile
									
										
									
									
									
								
							|  | @ -681,6 +681,7 @@ test: $(TARGETS) $(EXTRA_TARGETS) | |||
| 	+cd tests/svinterfaces && bash run-test.sh $(SEEDOPT) | ||||
| 	+cd tests/opt && bash run-test.sh | ||||
| 	+cd tests/aiger && bash run-test.sh | ||||
| 	+cd tests/arch && bash run-test.sh | ||||
| 	+cd tests/simple_abc9 && bash run-test.sh $(SEEDOPT) | ||||
| 	@echo "" | ||||
| 	@echo "  Passed \"make test\"." | ||||
|  |  | |||
							
								
								
									
										18
									
								
								tests/arch/run-test.sh
									
										
									
									
									
										Executable file
									
								
							
							
						
						
									
										18
									
								
								tests/arch/run-test.sh
									
										
									
									
									
										Executable file
									
								
							|  | @ -0,0 +1,18 @@ | |||
| #!/bin/bash | ||||
| 
 | ||||
| set -e | ||||
| 
 | ||||
| echo "Running syntax check on arch sim models" | ||||
| for arch in ../../techlibs/*; do | ||||
| 	find $arch -name cells_sim.v | while read path; do | ||||
| 		echo -n "Test $path ->" | ||||
| 		iverilog -t null -I$arch $path | ||||
| 		echo " ok" | ||||
| 	done | ||||
| done | ||||
| 
 | ||||
| for path in "../../techlibs/common/simcells.v"  "../../techlibs/common/simlib.v"; do | ||||
| 	echo -n "Test $path ->" | ||||
| 	iverilog -t null $path | ||||
| 	echo " ok" | ||||
| done | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue