mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
Code Activity

Added Verilog parser support for asserts

Browse source
This commit is contained in:
Clifford Wolf 2014-01-19 04:18:22 +01:00
parent 3d7a1491aa
commit 9a1eb45c75
4 changed files with 12 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/ast/ast.h
View file

@ -58,6 +58,7 @@ namespace AST
AST_CELLTYPE,
AST_IDENTIFIER,
AST_PREFIX,
AST_ASSERT,
AST_FCALL,
AST_TO_SIGNED,