mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 19:21:23 +00:00
Code Activity

Merge remote-tracking branch 'origin/eddie/fix1115' into xc7mux

Browse source
This commit is contained in:
Eddie Hung 2019-06-20 16:08:58 -07:00
commit 99ff7b5c8c
4 changed files with 25 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

20
tests/various/signext.ys
View file

@ -1,7 +1,13 @@
read_verilog -formal <<EOT
module gate(input clk, output [1:0] o);
assign o = 1'bx;
module gate(input clk, output [32:0] o, p, q, r, s, t, u);
assign o = 'bx;
assign p = 1'bx;
assign q = 'bz;
assign r = 1'bz;
assign s = 1'b0;
assign t = 'b1;
assign u = -'sb1;
endmodule
EOT
@ -10,8 +16,14 @@ proc
## Equivalence checking
read_verilog -formal <<EOT
module gold(input clk, output [1:0] o);
assign o = 2'bxx;
module gold(input clk, output [32:0] o, p, q, r, s, t, u);
assign o = {33{1'bx}};
assign p = {{32{1'b0}}, 1'bx};
assign q = {33{1'bz}};
assign r = {{32{1'b0}}, 1'bz};
assign s = {33{1'b0}};
assign t = {{32{1'b0}}, 1'b1};
assign u = {33{1'b1}};
endmodule
EOT