mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 23:34:57 +00:00
Code Activity

Fixed ice40 handling of negclk RAM40

Browse source
This commit is contained in:
Clifford Wolf 2015-09-10 17:35:19 +02:00
parent 6f9a6fd783
commit 99ccb3180d
2 changed files with 12 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/ice40/brams_map.v
View file

@ -90,7 +90,7 @@ module \$__ICE40_RAM4K (
.RCLKE(RCLKE),
.RE (RE ),
.RADDR(RADDR),
.WCLK (WCLK ),
.WCLKN(WCLK ),
.WCLKE(WCLKE),
.WE (WE ),
.WADDR(WADDR),
@ -119,7 +119,7 @@ module \$__ICE40_RAM4K (
.INIT_F(INIT_F)
) _TECHMAP_REPLACE_ (
.RDATA(RDATA),
.RCLK (RCLK ),
.RCLKN(RCLK ),
.RCLKE(RCLKE),
.RE (RE ),
.RADDR(RADDR),
@ -152,11 +152,11 @@ module \$__ICE40_RAM4K (
.INIT_F(INIT_F)
) _TECHMAP_REPLACE_ (
.RDATA(RDATA),
.RCLK (RCLK ),
.RCLKN(RCLK ),
.RCLKE(RCLKE),
.RE (RE ),
.RADDR(RADDR),
.WCLK (WCLK ),
.WCLKN(WCLK ),
.WCLKE(WCLKE),
.WE (WE ),
.WADDR(WADDR),