3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-20 08:59:36 +00:00

Clean some seed-tests outputs

This commit is contained in:
Miodrag Milanovic 2026-03-10 11:50:30 +01:00
parent 2774671346
commit 999255e40c
7 changed files with 24 additions and 24 deletions

View file

@ -12,12 +12,12 @@ for arch in ../../techlibs/*; do
if [ "${defines[$arch_name]}" ]; then
for def in ${defines[$arch_name]}; do
echo -n "Test $path -D$def ->"
iverilog -t null -I$arch -D$def -DNO_ICE40_DEFAULT_ASSIGNMENTS $path
iverilog -t null -I$arch -D$def -DNO_ICE40_DEFAULT_ASSIGNMENTS $path >/dev/null 2>&1
echo " ok"
done
else
echo -n "Test $path ->"
iverilog -t null -I$arch -g2005-sv $path
iverilog -t null -I$arch -g2005-sv $path >/dev/null 2>&1
echo " ok"
fi
done
@ -25,6 +25,6 @@ done
for path in "../../techlibs/common/simcells.v" "../../techlibs/common/simlib.v"; do
echo -n "Test $path ->"
iverilog -t null $path
iverilog -t null $path >/dev/null 2>&1
echo " ok"
done