mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-29 07:13:43 +00:00
Code Activity

Merge pull request #5621 from rocallahan/remove-opt-sort

Browse source 
Remove `Design::sort()` calls from optimization passes
This commit is contained in:
Emil J 2026-02-04 16:55:56 +01:00 • committed by GitHub
commit 992e64342c
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
6 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
docs/source/code_examples/macro_commands/prep.ys
View file

@ -17,6 +17,7 @@ coarse:
opt_clean opt_clean
memory_collect memory_collect
opt -noff -keepdc -fast opt -noff -keepdc -fast
sort
check: check:
stat stat

1
passes/opt/opt.cc
View file

@ -193,7 +193,6 @@ struct OptPass : public Pass {
} }
design->optimize(); design->optimize();
design->sort();
design->check(); design->check();
log_header(design, "Finished fast OPT passes.%s\n", fast_mode ? "" : " (There is nothing left to do.)"); log_header(design, "Finished fast OPT passes.%s\n", fast_mode ? "" : " (There is nothing left to do.)");

2
passes/opt/opt_clean.cc
View file

@ -713,7 +713,6 @@ struct OptCleanPass : public Pass {
log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires); log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires);
design->optimize(); design->optimize();
design->sort();
design->check(); design->check();
keep_cache.reset(); keep_cache.reset();
@ -778,7 +777,6 @@ struct CleanPass : public Pass {
log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires); log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires);
design->optimize(); design->optimize();
design->sort();
design->check(); design->check();
keep_cache.reset(); keep_cache.reset();

1
techlibs/common/prep.cc
View file

@ -211,6 +211,7 @@ struct PrepPass : public ScriptPass
run("memory_collect"); run("memory_collect");
} }
run(nokeepdc ? "opt -noff -fast" : "opt -noff -keepdc -fast"); run(nokeepdc ? "opt -noff -fast" : "opt -noff -keepdc -fast");
run("sort");
} }
if (check_label("check")) if (check_label("check"))

1
techlibs/gowin/synth_gowin.cc
View file

@ -311,6 +311,7 @@ struct SynthGowinPass : public ScriptPass
if (check_label("map_luts")) if (check_label("map_luts"))
{ {
run("sort");
if (nowidelut && abc9) { if (nowidelut && abc9) {
run("read_verilog -icells -lib -specify +/abc9_model.v"); run("read_verilog -icells -lib -specify +/abc9_model.v");
run("abc9 -maxlut 4 -W 500"); run("abc9 -maxlut 4 -W 500");

2
techlibs/xilinx/synth_xilinx.cc
View file

@ -386,6 +386,8 @@ struct SynthXilinxPass : public ScriptPass
run("pmux2shiftx", "(skip if '-nosrl' and '-widemux=0')"); run("pmux2shiftx", "(skip if '-nosrl' and '-widemux=0')");
run("clean", " (skip if '-nosrl' and '-widemux=0')"); run("clean", " (skip if '-nosrl' and '-widemux=0')");
} }
run("sort");
} }
if (check_label("map_dsp", "(skip if '-nodsp')")) { if (check_label("map_dsp", "(skip if '-nodsp')")) {