mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-07 09:42:16 +00:00
Code Activity

Merge pull request #5621 from rocallahan/remove-opt-sort

Browse source 
Remove `Design::sort()` calls from optimization passes
This commit is contained in:
Emil J 2026-02-04 16:55:56 +01:00 • committed by GitHub
commit 992e64342c
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
6 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/gowin/synth_gowin.cc
View file

@ -311,6 +311,7 @@ struct SynthGowinPass : public ScriptPass
if (check_label("map_luts"))
{
run("sort");
if (nowidelut && abc9) {
run("read_verilog -icells -lib -specify +/abc9_model.v");
run("abc9 -maxlut 4 -W 500");