mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaiger

Browse source
This commit is contained in:
Eddie Hung 2019-12-06 17:05:02 -08:00
parent 7dece7955e
commit 98c9ea605b
3 changed files with 15 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/ice40/synth_ice40.cc
View file

@ -350,6 +350,11 @@ struct SynthIce40Pass : public ScriptPass
}
if (!noabc) {
if (abc == "abc9") {
run("select -set abc9_boxes A:abc9_box_id A:whitebox=1");
run("wbflip @abc9_boxes");
run("techmap -autoproc @abc9_boxes");
run("aigmap @abc9_boxes");
run("wbflip @abc9_boxes");
run("read_verilog -icells -lib +/ice40/abc9_model.v");
int wire_delay;
if (device_opt == "lp")