mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

produce less cells

Browse source
This commit is contained in:
Miodrag Milanovic 2024-03-01 16:19:00 +01:00
parent 74289b7339
commit 989eef29b2
2 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/nanoxplore/cells_sim.v
View file

@ -1,3 +1,4 @@
(* abc9_lut=1 *)
module NX_LUT(input I1, I2, I3, I4, output O);
parameter lut_table = 16'h0000;