mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-04 17:17:43 +00:00
Code Activity

synth_quicklogic: rearrange files to prepare for adding more architectures

Browse source
This commit is contained in:
N. Engelhardt 2023-07-07 15:27:21 +02:00 • committed by Martin Povišer
parent 8bd681acfc
commit 98769010af
20 changed files with 139 additions and 113 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/quicklogic/add_sub.ys
View file

@ -1,6 +1,6 @@
read_verilog ../common/add_sub.v
hierarchy -top top
equiv_opt -assert -map +/quicklogic/lut_sim.v -map +/quicklogic/pp3_cells_sim.v synth_quicklogic -family pp3 # equivalency check
equiv_opt -assert -map +/quicklogic/pp3/cells_sim.v synth_quicklogic -family pp3 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 2 t:LUT2