mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-20 12:53:39 +00:00
Code Activity

rename: format vector slices consistently with HDL upto/downto direction

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-06-04 11:18:38 +02:00
parent fa6968d2ee
commit 983ff1be1e
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/rename.cc
View file

@ -94,8 +94,6 @@ static IdString derive_name_from_cell_output_wire(const RTLIL::Cell *cell, strin
if (chunk.wire->width != chunk.width) {
int lhs = chunk.wire->to_hdl_index(chunk.offset + chunk.width - 1);
int rhs = chunk.wire->to_hdl_index(chunk.offset);
if (chunk.wire->upto)
std::swap(lhs, rhs);
if (lhs != rhs)
name += stringf("[%d:%d]", lhs, rhs);