mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-04 23:14:00 +00:00
Code Activity

presentation progress

Browse source
This commit is contained in:
Clifford Wolf 2014-02-02 22:26:26 +01:00
parent 9d0b69edaa
commit 982c9da011
19 changed files with 199 additions and 45 deletions
Download patch file Download diff file Expand all files Collapse all files

5
manual/PRESENTATION_ExSyn/proc_01.v
View file

@ -1,8 +1,7 @@
module test(input D, C, R, RV,
output reg Q);
module test(input D, C, R, output reg Q);
always @(posedge C, posedge R)
if (R)
Q <= RV;
Q <= 0;
else
Q <= D;
endmodule