mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 12:37:53 +00:00
Code Activity

Add memory_libmap tests.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-05-06 16:30:56 +02:00
parent 2a2dc12eb6
commit 982a11c709
22 changed files with 1500 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

22
tests/memlib/memlib_wide_sp.txt Normal file
View file

@ -0,0 +1,22 @@
ram block \RAM_WIDE_SP {
cost 2;
abits 6;
widths 1 2 5 10 20 per_port;
byte 5;
init any;
port srsw "A" {
ifdef WIDTH_MIX {
option "WIDTH_MIX" 1 {
width mix;
}
} else {
option "WIDTH_MIX" 0 {
width tied;
}
}
clock posedge;
rden;
rdwr old;
rdsrst any ungated;
}
}