mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-25 20:46:04 +00:00
Code Activity

Add memory_libmap tests.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-05-06 16:30:56 +02:00
parent 2a2dc12eb6
commit 982a11c709
22 changed files with 1500 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

38
tests/memlib/memlib_block_tdp.v Normal file
View file

@ -0,0 +1,38 @@
module RAM_BLOCK_TDP(
input PORT_A_CLK,
input PORT_A_WR_EN,
input [9:0] PORT_A_ADDR,
input [15:0] PORT_A_WR_DATA,
output reg [15:0] PORT_A_RD_DATA,
input PORT_B_CLK,
input PORT_B_WR_EN,
input [9:0] PORT_B_ADDR,
input [15:0] PORT_B_WR_DATA,
output reg [15:0] PORT_B_RD_DATA
);
parameter INIT = 0;
parameter PORT_A_WIDTH = 1;
parameter PORT_B_WIDTH = 1;
parameter PORT_A_CLK_POL = 0;
parameter PORT_B_CLK_POL = 0;
reg [2**10-1:0] mem = INIT;
always @(negedge (PORT_A_CLK ^ PORT_A_CLK_POL)) begin
if (PORT_A_WR_EN) begin
mem[PORT_A_ADDR+:PORT_A_WIDTH] <= PORT_A_WR_DATA;
end else begin
PORT_A_RD_DATA <= mem[PORT_A_ADDR+:PORT_A_WIDTH];
end
end
always @(negedge (PORT_B_CLK ^ PORT_B_CLK_POL)) begin
if (PORT_B_WR_EN) begin
mem[PORT_B_ADDR+:PORT_B_WIDTH] <= PORT_B_WR_DATA;
end else begin
PORT_B_RD_DATA <= mem[PORT_B_ADDR+:PORT_B_WIDTH];
end
end
endmodule