mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 20:17:55 +00:00
Code Activity

Add memory_libmap tests.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-05-06 16:30:56 +02:00
parent 2a2dc12eb6
commit 982a11c709
22 changed files with 1500 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

95
tests/memlib/memlib_block_sp.txt Normal file
View file

@ -0,0 +1,95 @@
ram block \RAM_BLOCK_SP {
cost 2;
abits 4;
width 16;
byte 8;
port srsw "A" {
clock posedge;
ifdef CLKEN {
clken;
}
ifdef RDEN {
rden;
}
ifdef RDWR_NO_CHANGE {
option "RDWR" "NO_CHANGE" {
rdwr no_change;
}
}
ifdef RDWR_OLD {
option "RDWR" "OLD" {
rdwr old;
}
}
ifdef RDWR_NEW {
option "RDWR" "NEW" {
rdwr new;
}
}
ifdef RDWR_NEW_ONLY {
option "RDWR" "NEW_ONLY" {
rdwr new_only;
}
}
ifdef RDINIT_0 {
option "RDINIT" "ZERO" {
rdinit zero;
}
}
ifdef RDINIT_ANY {
option "RDINIT" "ANY" {
rdinit any;
}
}
ifdef RDARST_0 {
option "RDARST" "ZERO" {
rdarst zero;
}
}
ifdef RDARST_ANY {
option "RDARST" "ANY" {
rdarst any;
}
}
ifdef RDARST_INIT {
option "RDARST" "INIT" {
rdarst init;
}
}
ifdef RDSRST_0 {
option "SRST_GATE" 0 {
option "RDSRST" "ZERO" {
rdsrst zero ungated;
}
}
}
ifdef RDSRST_ANY {
option "SRST_GATE" 0 {
option "RDSRST" "ANY" {
rdsrst any ungated;
}
}
}
ifdef RDSRST_INIT {
option "SRST_GATE" 0 {
option "RDSRST" "INIT" {
rdsrst init ungated;
}
}
}
ifdef RDSRST_ANY_CE {
option "SRST_GATE" 1 {
option "RDSRST" "ANY" {
rdsrst any gated_clken;
}
}
}
ifdef RDSRST_ANY_RE {
option "SRST_GATE" 2 {
option "RDSRST" "ANY" {
rdsrst any gated_rden;
}
}
}
}
}