mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-06 07:15:48 +00:00
Code Activity

indent

Browse source
This commit is contained in:
Alain Dargelas 2024-11-21 11:31:36 -08:00
parent dc9d61ed61
commit 97f5ef2056
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -3011,7 +3011,7 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
verific_params.Insert(i.first.c_str(), i.second.c_str());
#ifdef VERIFIC_LINEFILE_INCLUDES_LOOPS
VeriLibrary* veri_lib = veri_file::GetLibrary("work", 1);
VeriLibrary* veri_lib = veri_file::GetLibrary("work", 1);
// Decorate AST with loop scope id
VeriModule *module;
MapIter mi;