mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
Code Activity

Typo

Browse source
This commit is contained in:
Eddie Hung 2019-08-20 17:51:50 -07:00
parent 8f666ebac1
commit 96f00e9147
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/abc_map.v
View file

@ -165,7 +165,7 @@ module RAM64X1D (
\$__ABC_LUTMUX6 spo (.A(\$SPO ), .S({A0, A1, A2, A3, A4, A5}), .Y(SPO));
endmodule
module \$__ABC_RAM128X1D (
module RAM128X1D (
output DPO, SPO,
input D,
input WCLK,