mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

Preserve important attributes in splitnets

Browse source
This commit is contained in:
Clifford Wolf 2015-04-29 07:44:57 +02:00
parent f483dce7c2
commit 96be31de89
1 changed files with 13 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

13
passes/cmds/splitnets.cc
View file

@ -54,6 +54,19 @@ struct SplitnetsWorker
new_wire->port_input = wire->port_input; new_wire->port_input = wire->port_input;
new_wire->port_output = wire->port_output; new_wire->port_output = wire->port_output;
if (wire->attributes.count("\\src"))
new_wire->attributes["\\src"] = wire->attributes.at("\\src");
if (wire->attributes.count("\\keep"))
new_wire->attributes["\\keep"] = wire->attributes.at("\\keep");
if (wire->attributes.count("\\init")) {
Const old_init = wire->attributes.at("\\init"), new_init;
for (int i = offset; i < offset+width; i++)
new_init.bits.push_back(i < GetSize(old_init) ? old_init.bits.at(i) : State::Sx);
new_wire->attributes["\\init"] = new_init;
}
std::vector<RTLIL::SigBit> sigvec = RTLIL::SigSpec(new_wire).to_sigbit_vector(); std::vector<RTLIL::SigBit> sigvec = RTLIL::SigSpec(new_wire).to_sigbit_vector();
splitmap[wire].insert(splitmap[wire].end(), sigvec.begin(), sigvec.end()); splitmap[wire].insert(splitmap[wire].end(), sigvec.begin(), sigvec.end());
} }