mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-23 23:52:32 +00:00
Code Activity

Smallfixes

Browse source
This commit is contained in:
Akash Levy 2025-11-11 23:50:04 -08:00
parent e21324d609
commit 950c619569
2 changed files with 8 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

7
backends/verilog/verilog_backend.cc
View file

@ -381,12 +381,13 @@ void dump_sigspec(std::ostream &f, const RTLIL::SigSpec &sig)
if (sig.is_fully_const() && GetSize(sig) > 8192) {
f << stringf("{ ");
int i = 0;
for (auto it = sig.bits().rbegin(); it != sig.bits().rend(); ++it) {
auto chunks = sig.chunks();
for (auto it = chunks.rbegin(); it != chunks.rend(); ++it) {
dump_const(f, it->data, 1, 0);
if (it != sig.bits().rend() - 1)
if (it != chunks.rbegin())
f << stringf(", ");
if (i++ % 20 == 19)
f << stringf("\n");
f << stringf("\n");
}
f << stringf(" }");
return;