mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added memory_bram (not functional yet)

Browse source
This commit is contained in:
Clifford Wolf 2014-12-31 16:53:53 +01:00
parent 1e08621e7e
commit 94e6b70736
4 changed files with 307 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

20
techlibs/xilinx/brams.txt Normal file
View file

@ -0,0 +1,20 @@
# This is a very simplified description of the capabilities of
# the Xilinx RAMB36 core. But it is a start..
#
bram XILINX_RAMB36_SDP32
init 1
abits 10
dbits 32
groups 2
wports 1 0
rports 0 1
wenabl 2 0
transp 0 2
clocks 1 2
endbram
match XILINX_RAMB36_SDP32
min bits 1024
endmatch