mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 14:13:23 +00:00
Renamed extend_un0() to extend_u0() and use it in genrtlil
This commit is contained in:
parent
0e1661f84e
commit
947bd9b96b
4 changed files with 12 additions and 8 deletions
|
@ -940,7 +940,7 @@ void RTLIL::SigSpec::extend(int width, bool is_signed)
|
|||
optimize();
|
||||
}
|
||||
|
||||
void RTLIL::SigSpec::extend_un0(int width, bool is_signed)
|
||||
void RTLIL::SigSpec::extend_u0(int width, bool is_signed)
|
||||
{
|
||||
if (this->width > width)
|
||||
remove(width, this->width - width);
|
||||
|
|
|
@ -342,7 +342,7 @@ struct RTLIL::SigSpec {
|
|||
void append(const RTLIL::SigSpec &signal);
|
||||
bool combine(RTLIL::SigSpec signal, RTLIL::State freeState = RTLIL::State::Sz, bool override = false);
|
||||
void extend(int width, bool is_signed = false);
|
||||
void extend_un0(int width, bool is_signed = false);
|
||||
void extend_u0(int width, bool is_signed = false);
|
||||
void check() const;
|
||||
bool operator <(const RTLIL::SigSpec &other) const;
|
||||
bool operator ==(const RTLIL::SigSpec &other) const;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue