mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-20 18:20:26 +00:00
Towards Xilinx bram support
This commit is contained in:
parent
4a0b3a5423
commit
9474928672
5 changed files with 178 additions and 28 deletions
|
@ -1,5 +1,7 @@
|
|||
#!/bin/bash
|
||||
|
||||
set -e
|
||||
|
||||
use_xsim=false
|
||||
unisims=/opt/Xilinx/Vivado/2014.4/data/verilog/src/unisims
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue