mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-19 10:52:03 +00:00
Code Activity

Fixed hierarchy pass for hierarchies of parametric modules

Browse source
This commit is contained in:
Clifford Wolf 2013-04-26 13:28:15 +02:00
parent 453a29c9f6
commit 94744ac7b0
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/hierarchy/hierarchy.cc
View file

@ -152,6 +152,7 @@ static bool expand_module(RTLIL::Design *design, RTLIL::Module *module, bool fla
RTLIL::Module *mod = design->modules[cell->type]; RTLIL::Module *mod = design->modules[cell->type];
cell->type = mod->derive(design, cell->parameters); cell->type = mod->derive(design, cell->parameters);
cell->parameters.clear(); cell->parameters.clear();
did_something = true;
} }
if (did_something) if (did_something)