mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Fix dff simulation model

Browse source
This commit is contained in:
Miodrag Milanovic 2024-04-29 08:06:01 +02:00
parent 606439b44c
commit 94675a5e0b
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
techlibs/nanoxplore/cells_sim.v
View file

@ -25,14 +25,14 @@ initial begin
end end
wire clock = CK ^ dff_edge; wire clock = CK ^ dff_edge;
wire load = (dff_type == 2) ? (dff_load ? L : 1'bx) : dff_type; wire load = dff_load ? L : 1'b1;
wire async_reset = !dff_sync && dff_init && R; wire async_reset = !dff_sync && dff_init && R;
wire sync_reset = dff_sync && dff_init && R; wire sync_reset = dff_sync && dff_init && R;
always @(posedge clock, posedge async_reset) always @(posedge clock, posedge async_reset)
if (async_reset) O <= load; if (async_reset) O <= dff_type;
else if (sync_reset) O <= load; else if (sync_reset) O <= dff_type;
else O <= I; else if (load) O <= I;
endmodule endmodule