mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-03 09:50:24 +00:00
Fitting help messages to 80 character width
Uses the regex below to search (using vscode): ^\t\tlog\("(.{10,}(?<!\\n)|.{81,}\\n)"\); Finds any log messages double indented (which help messages are) and checks if *either* there are is no newline character at the end, *or* the number of characters before the newline is more than 80.
This commit is contained in:
parent
029c2785e8
commit
9465b2af95
35 changed files with 198 additions and 184 deletions
|
@ -2013,7 +2013,8 @@ struct SimPass : public Pass {
|
|||
log(" writeback mode: use final simulation state as new init state\n");
|
||||
log("\n");
|
||||
log(" -r\n");
|
||||
log(" read simulation results file (file formats supported: FST, VCD, AIW and WIT)\n");
|
||||
log(" read simulation results file\n");
|
||||
log(" File formats supported: FST, VCD, AIW and WIT\n");
|
||||
log(" VCD support requires vcd2fst external tool to be present\n");
|
||||
log("\n");
|
||||
log(" -map <filename>\n");
|
||||
|
@ -2248,8 +2249,8 @@ struct Fst2TbPass : public Pass {
|
|||
log("\n");
|
||||
log(" fst2tb [options] [top-level]\n");
|
||||
log("\n");
|
||||
log("This command generates testbench for the circuit using the given top-level module\n");
|
||||
log("and simulus signal from FST file\n");
|
||||
log("This command generates testbench for the circuit using the given top-level\n");
|
||||
log("module and simulus signal from FST file\n");
|
||||
log("\n");
|
||||
log(" -tb <name>\n");
|
||||
log(" generated testbench name.\n");
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue