mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-15 08:56:41 +00:00
Code Activity

Fitting help messages to 80 character width

Browse source 
Uses the regex below to search (using vscode):
	^\t\tlog\("(.{10,}(?<!\\n)|.{81,}\\n)"\);

Finds any log messages double indented (which help messages are)
and checks if *either* there are is no newline character at the end,
*or* the number of characters before the newline is more than 80.
This commit is contained in:
KrystalDelusion 2022-08-24 10:28:27 +12:00
parent 029c2785e8
commit 9465b2af95
35 changed files with 198 additions and 184 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/pmgen/xilinx_srl.cc
View file

@ -196,9 +196,9 @@ struct XilinxSrlPass : public Pass {
log("\n");
log("This pass converts chains of built-in flops (bit-level: $_DFF_[NP]_, $_DFFE_*\n");
log("and word-level: $dff, $dffe) as well as Xilinx flops (FDRE, FDRE_1) into a\n");
log("$__XILINX_SHREG cell. Chains must be of the same cell type, clock, clock polarity,\n");
log("enable, and enable polarity (where relevant).\n");
log("Flops with resets cannot be mapped to Xilinx devices and will not be inferred.");
log("$__XILINX_SHREG cell. Chains must be of the same cell type, clock, clock\n");
log("polarity, enable, and enable polarity (where relevant).\n");
log("Flops with resets cannot be mapped to Xilinx devices and will not be inferred.\n");
log("\n");
log(" -minlen N\n");
log(" min length of shift register (default = 3)\n");