mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 22:33:41 +00:00
Code Activity

docs: Updating todos

Browse source
This commit is contained in:
Krystine Sherwin 2023-09-19 11:21:15 +12:00
parent 70c47690b3
commit 93c9bf2f5d
No known key found for this signature in database
13 changed files with 27 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

6
docs/source/yosys_internals/techmap.rst
View file

@ -1,6 +1,6 @@
.. _chapter:techmap:
.. todo:: copypaste
.. todo:: less academic, check text is coherent
Technology mapping
==================
@ -109,8 +109,6 @@ sensitive information from the Liberty file.
Techmap by example
------------------
.. todo:: copypaste
As a quick recap, the :cmd:ref:`techmap` command replaces cells in the design
with implementations given as Verilog code (called "map files"). It can replace
Yosys' internal cell types (such as ``$or``) as well as user-defined cell types.
@ -125,6 +123,8 @@ Yosys' internal cell types (such as ``$or``) as well as user-defined cell types.
Mapping OR3X1
~~~~~~~~~~~~~
.. todo:: add/expand supporting text
.. note::
This is a simple example for demonstration only. Techmap shouldn't be used