mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

docs: Updating todos

Browse source
This commit is contained in:
Krystine Sherwin 2023-09-19 11:21:15 +12:00
parent 70c47690b3
commit 93c9bf2f5d
No known key found for this signature in database
13 changed files with 27 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/source/yosys_internals/formats/cell_library.rst
View file

@ -1,13 +1,13 @@
.. role:: verilog(code)
:language: Verilog
.. todo:: copypaste
.. _chapter:celllib:
Internal cell library
=====================
.. todo:: less academic, also check formatting consistency
Most of the passes in Yosys operate on netlists, i.e. they only care about the
RTLIL::Wire and RTLIL::Cell objects in an RTLIL::Module. This chapter discusses
the cell types used by Yosys to represent a behavioural design internally.