mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 05:13:40 +00:00
Code Activity

docs: Updating todos

Browse source
This commit is contained in:
Krystine Sherwin 2023-09-19 11:21:15 +12:00
parent 70c47690b3
commit 93c9bf2f5d
No known key found for this signature in database
13 changed files with 27 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/source/introduction.rst
View file

@ -116,6 +116,8 @@ Benefits of open source HDL synthesis
The extended Yosys universe
---------------------------
.. todo:: links and add SCY
In no particular order:
- SBY for formal verification
@ -125,7 +127,7 @@ In no particular order:
History of Yosys
----------------
.. todo:: copypaste
.. todo:: make less academic
A Hardware Description Language (HDL) is a computer language used to describe
circuits. A HDL synthesis tool is a computer program that takes a formal