mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Various bug fixes (related to $macc model testing)

Browse source
This commit is contained in:
Clifford Wolf 2014-09-06 20:30:46 +02:00
parent 98e6463ca7
commit 9329a76818
4 changed files with 5 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/common/simlib.v
View file

@ -768,7 +768,7 @@ module \$macc (A, B, Y);
localparam integer num_bits = CONFIG[3:0];
localparam integer num_ports = (CONFIG_WIDTH-4) / (2 + 2*num_bits);
localparam integer num_abits = $clog2(A_WIDTH);
localparam integer num_abits = $clog2(A_WIDTH) > 0 ? $clog2(A_WIDTH) : 1;
function [2*num_ports*num_abits-1:0] get_port_offsets;
input [CONFIG_WIDTH-1:0] cfg;

2
techlibs/common/techmap.v
View file

@ -594,7 +594,7 @@ module \$macc (A, B, Y);
localparam integer num_bits = CONFIG[3:0];
localparam integer num_ports = (CONFIG_WIDTH-4) / (2 + 2*num_bits);
localparam integer num_abits = $clog2(A_WIDTH);
localparam integer num_abits = $clog2(A_WIDTH) > 0 ? $clog2(A_WIDTH) : 1;
function [2*num_ports*num_abits-1:0] get_port_offsets;
input [CONFIG_WIDTH-1:0] cfg;