mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-17 00:32:17 +00:00
Code Activity

Add "verific -import -V"

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-03-07 19:40:34 +01:00
parent 252627fc54
commit 92d5f4db6f
2 changed files with 18 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verific/verific.h
View file

@ -65,9 +65,9 @@ struct VerificImporter
std::map<Verific::Net*, RTLIL::SigBit> net_map;
std::map<Verific::Net*, Verific::Net*> sva_posedge_map;
bool mode_gates, mode_keep, mode_nosva, mode_names;
bool mode_gates, mode_keep, mode_nosva, mode_names, mode_verific;
VerificImporter(bool mode_gates, bool mode_keep, bool mode_nosva, bool mode_names);
VerificImporter(bool mode_gates, bool mode_keep, bool mode_nosva, bool mode_names, bool mode_verific);
RTLIL::SigBit net_map_at(Verific::Net *net);