mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Merge pull request #1203 from whitequark/write_verilog-zero-width-values

Browse source 
write_verilog: dump zero width constants correctly
This commit is contained in:
Clifford Wolf 2019-07-18 15:31:27 +02:00 committed by GitHub
parent 56c00e871f 4ff44d85a5
commit 927f0caa9d
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
backends/verilog/verilog_backend.cc
View file

@ -189,7 +189,8 @@ void dump_const(std::ostream &f, const RTLIL::Const &data, int width = -1, int o
if (width < 0)
width = data.bits.size() - offset;
if (width == 0) {
f << "\"\"";
// See IEEE 1364-2005 Clause 5.1.14.
f << "{0{1'b0}}";
return;
}
if (nostr)