mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Docs: Render cell titles

Browse source 
Also put property lists *after* cell description.
This commit is contained in:
Krystine Sherwin 2024-09-16 14:11:01 +12:00
parent 7216f07691
commit 927dc445dd
No known key found for this signature in database
3 changed files with 17 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/cell/word_binary.rst
View file

@ -4,8 +4,6 @@
Binary operators
~~~~~~~~~~~~~~~~
.. TODO:: display cell titles
All binary RTL cells have two input ports ``A`` and ``B`` and one output port
``Y``. They also have the following parameters: